


SINGLE-LOOP CONTROL FOR PWM CONVERTERS



Single-Loop Controlled Switching Regulator



Feedback Control to Achieve :


- Accuracy
- Speed
- Stability

DC Analysis of Switching Regulators




• DC PWM Gain : $\frac{D}{V_c} = \frac{1}{V_p}$


Small-Signal Analysis of Switching Regulators



Small-Signal Analysis of Switching Regulators



Small-signal Block diagram



where

$$G_v = \left. \frac{\hat{v}_o}{\hat{v}_g} \right|_{\hat{d}=0}$$

; open-loop audio susceptibility

$$Z_p = \left. \frac{\hat{v}_o}{\hat{i}_o} \right|_{\hat{d}=0}$$

; open-loop output impedance

$$G_d = \left. \frac{\hat{v}_o}{\hat{d}} \right|_{\hat{v}_g = \hat{i}_o = 0}$$

; control to output transfer fn.


$$A(s) = \frac{\hat{v}_c}{\hat{v}_o}$$

; Compensator gain

$$FM = \frac{\hat{d}}{\hat{v}_c}$$

; PWM gain

• Small-signal PWM gain, FM



$$FM = \frac{\hat{d}}{\hat{v}_c} = \frac{1}{V_p} \quad \text{where } \angle FM = 0^\circ$$

Closed-Loop Transfer Functions

- Closed-loop audio-susceptibility, $\frac{\hat{v}_o}{\hat{v}_g} \Big|_{i_o=0}$

$$\hat{v}_o = G_v \hat{v}_g + G_d \hat{d} \quad \text{--- (1)}$$

$$\hat{d} = -A \cdot FM \cdot \hat{v}_o \quad \text{--- (2)}$$

Eliminate \hat{d} from (1) + (2)

$$\Rightarrow \frac{\hat{v}_o}{\hat{v}_g} = \frac{G_v}{1 + G_d \cdot FM \cdot A} \quad \triangleq \quad \boxed{\frac{G_v}{1 + T}}$$

where $T \triangleq G_d \cdot FM \cdot A$; Loop gain

- Closed-loop output impedance, $\frac{\hat{v}_o}{\hat{i}_o}$

$$\hat{v}_o = Z_p \hat{i}_o + G_d \hat{d} \quad \text{--- (3)}$$

From (3) + (2)


$$\boxed{\frac{\hat{v}_o}{\hat{i}_o} = \frac{Z_p}{1 + T}}$$

Loop Gain Analysis

Provides :

- System performance analysis
- Stability analysis
 - absolute stability
 - degree of stability
- Design insight
- Measurement verification


Desired Loop Gain Characteristics




9

Stability Margins

Nyquist




Bode



10


LOOP GAIN ASYMPTOTES



Compensation:


- Pole at Origin.
- Double Zero at f_0 .
- Pole at ESR Zero

OPEN-LOOP OUTPUT IMPEDANCE ASYMPTOTES



- Zero at Origin ($R_f = 0$).
- Double Pole at f_0 .
- Zero due to Capacitor ESR.

AUDIO SUSCEPTIBILITY ASYMPTOTES




- DC Gain Determined by Steady-State Duty Cycle.
- Double Pole at f_0 .
- Zero due to Capacitor ESR.

Function of the Loop Gain, T



Example : Closed-loop audio-susceptibility

$$\frac{\hat{v}_o}{\hat{v}_g} \Big|_{CL} = \frac{G_v}{1+T} \triangleq G_{CL}$$



Function of the Loop Gain, T

CLOSED-LOOP OUTPUT IMPEDANCE




Compensator, A(s) Design Considerations

- to Shape the Loop Gain, $T = G_c F M A(s)$

Consider an ideal buck converter

$$G_d = \frac{G_m}{1 + \frac{s}{\omega_0} + \frac{s^2}{\omega_0^2}}, \quad G_m = \frac{V_o}{D}, \quad \omega_0 = \frac{1}{\sqrt{LC}}, \quad Q = R\sqrt{\frac{C}{L}}$$

• Suppose $A(s) = K$; constant gain



⇒ Need an integrator for a high gain at low freq.


Compensator. A(s) Design Considerations

- to Shape the Loop Gain, $T = G_d FM A(s)$

- Suppose $A(s) = \frac{w_I}{s}$; integrator


$$T = \frac{w_m}{s} \cdot \frac{1}{1 + \frac{s}{\omega_{z1}} + \frac{s^2}{\omega_z^2}}$$

$$w_m = w_I \cdot G_m \cdot F_M$$




⇒ Excessive phase lag at the loop gain crossover, w_c due to the integrator (-90°) and complex pole pair (-180°) need to be compensated by introducing two zeroes before w_c

Compensator Characteristics



- An integrator for high dc gain
- Two zeroes below the loop gain crossover frequency, f_c to compensate the excessive phase lag due to the integrator and the power stage complex pole pair.
- Two high frequency poles
 - to attenuate high frequency noise
 - to ensure the magnitude of the loop gain keeps decreasing after the 0 dB crossover
 - * phase lag due to the two poles at the loop gain crossover should be minimum

Compensator Circuit



$$\frac{\hat{v}_C}{\hat{v}_0} = - \frac{Z_f}{Z_i}$$

$$Z_i = R_1 \parallel \left(\frac{1}{sC_2} + R_3 \right)$$

$$Z_f = \frac{1}{sC_3} \parallel (R_2 + R_1)$$

$$= - \frac{\omega_I (1 + \frac{s}{\omega_{z1}}) (1 + \frac{s}{\omega_{p2}})}{s (1 + \frac{s}{\omega_{p1}}) (1 + \frac{s}{\omega_{p2}})}$$

where

$$\omega_I = \frac{1}{R_1 (C_1 + C_3)}$$

$$\omega_{z1} = \frac{1}{R_2 C_1}, \quad \omega_{z2} = \frac{1}{C_2 (R_1 + R_3)}$$

$$\omega_{p1} = \frac{1}{R_3 C_2}, \quad \omega_{p2} = \frac{1}{R_2 \frac{C_1 C_3}{C_1 + C_3}}$$

Compensator Circuit

For $C_1 \gg C_3$, $R_1 \gg R_3$

$$\omega_I = \frac{1}{R_1 C_1}$$

$$\omega_{z1} = \frac{1}{R_3 C_1}, \quad \omega_{z2} = \frac{1}{R_1 C_2}$$

$$\omega_{p1} = \frac{1}{R_3 C_2}, \quad \omega_{p2} = \frac{1}{R_2 C_3}$$

Buck Regulator Design

$$\text{Loop gain, } T = G_d \cdot FM \cdot A(s)$$

$$G_d \triangleq \frac{\hat{v}_o}{\hat{v}_g} = V_g \cdot \frac{1 + s/\omega_z}{1 + \frac{s}{Q\omega_o} + \frac{s^2}{\omega_o^2}}$$

$$\omega_o = \frac{1}{R_c C}$$

$$\omega_o \approx \frac{1}{\sqrt{LC}} \quad Q \approx R \sqrt{\frac{C}{L}}$$

$$G_v \triangleq \frac{\hat{v}_o}{\hat{v}_g} = D \cdot \frac{1 + s/\omega_z}{1 + \frac{s}{Q\omega_o} + \frac{s^2}{\omega_o^2}}$$

$$Z_p \triangleq \frac{\hat{v}_o}{\hat{i}_L} = R_L \parallel R_c \cdot \frac{(1 + s/\omega_z)(1 + s/\omega_{g1})}{1 + \frac{s}{Q\omega_o} + \frac{s^2}{\omega_o^2}}$$

$$\omega_{g1} = \frac{R_L}{L}$$

Loop Gain Design Procedure

$$T = \frac{w_H}{s} \cdot \frac{(1 + s/\omega_{z1})(1 + s/\omega_{z2})}{(1 + s/\omega_{p1})(1 + s/\omega_{p2})} \cdot \frac{(1 + s/\omega_{g1})}{(1 + s/\omega_{g2} + s^2/\omega_o^2)}$$

$$\text{where } w_H = V_g \cdot FM \cdot w_L$$

The objective is to design a compensator, ω_z , ω_{z1} , ω_{z2} , ω_{p1} , ω_{p2} , and ω_{g1} to shape the loop gain, T for stability and optimum performance for given power stage parameters, ω_o , Q and V_g and the PWM gain, FM.

Design Steps

1. Set the loop gain crossover frequency, f_c for given switching frequency, f_s

$$\text{i.e., } f_c = f_s / 6$$

2. Cancel the ESR zero, f_z by a compensator pole, f_{p1} . $G_{p1} = D$

3. Place a high frequency compensator pole, f_{p2} to get the maximum attenuation of the switching ripple and high frequency noise with the minimum phase lag at f_c .

4. Place the two compensator zeros, f_{z1} and f_{z2} below f_c .


Place f_{z1} below the power stage resonant frequency, f_0 to avoid a conditional stability.

Design f_{z1} and f_{z2} considering the trade-off between the regulator performance and the stability margin.


5. The integrator gain, f_i is determined after the step 4

6. Select the compensator parameters. (R's and C's)


Design of f_{z1} and f_{z2} - Case 1



Design of f_{z1} and f_{z2} - Case 2



Design of f_{z1} and f_{z2} - Case 3



Settling Time for the Step Input / Load Transient

Closed-loop transfer function

$$G_{CL} = \frac{G_o}{1+T}$$

$\approx \frac{G_o}{T}$ at low frequency ($1T \gg 1$)

$$G_o = \frac{F_i(s)}{G(s)}$$

$$T = \frac{(1 + \frac{s}{\omega_{z1}}) \omega_{zm}}{G(s)} \frac{(1 + \frac{s}{\omega_{p1}})(1 + \frac{s}{\omega_{p2}})}{(1 + \frac{s}{\omega_{p1}})(1 + \frac{s}{\omega_{p2}})}$$

$$\therefore G_{CL} = \frac{\omega_{zm} \cdot F_i(s) \cdot (1 + \frac{s}{\omega_{p1}})(1 + \frac{s}{\omega_{p2}})}{(1 + \frac{s}{\omega_{z1}})(1 + \frac{s}{\omega_{z2}})(1 + \frac{s}{\omega_{z3}})}$$

↳ ESR zero

The lower frequency compensator zero, f_{z1} determines the settling time.

Design Trade-Off for f_{z1} and f_{z2}

| | freq. | closed-loop peak | Setting time | Stability margin |
|----------|-------|------------------|--------------|------------------|
| f_{z1} | ↑ | ↓ | faster | ↓ |
| f_{z2} | ↓ | ↑ | slower | ↑ |
| | ↑ | ↓ | | ↓ |
| | ↓ | ↑ | | ↑ |

Flyback Regulator Design

$$G_d \triangleq \frac{\hat{v}_o}{\hat{d}} = \frac{N_s}{N_p} \cdot \frac{V_g}{D^{1.2}} \cdot \frac{(1 - \frac{s}{\omega_{0a}})(1 + \frac{s}{\omega_b})}{\|1 + \frac{s}{\omega_{0b}} + \frac{s^2}{\omega_c^2}\|}$$

$$\omega_0 \triangleq \frac{D'}{\sqrt{LC}}, \quad Q \approx D'R\sqrt{\frac{C}{L}}$$

$$\omega_a \approx \frac{D'^2 R}{D L}, \quad \omega_b = \frac{1}{R_c C}$$

$$G_v \triangleq \frac{\hat{v}_o}{\hat{v}_g} = \frac{D N_s}{D' N_p} \cdot \frac{1 + \frac{s}{\omega_b}}{\| \quad \|}$$

$$Z_p \triangleq \frac{\hat{v}_o}{\hat{i}_c} = \left(\frac{R_s}{D'^2} \right) \| R_c \cdot \frac{(1 + \frac{s}{\omega_b})(1 + \frac{s}{\omega_c})}{\| \quad \|}$$

$$\omega_c = \frac{R_s}{L}$$

19

Loop Gain Design

- Due to the RHP zero, f_z the loop gain crossover frequency, f_c must be designed well below the RHP zero.
i.e., $f_c = f_z / 10$
- The two poles in the compensator should cancel both ESR zero, f_z and RHP zero, f_p
- Design of the two zeroes are the same as in the buck regulator case.

21

30